Abstract
Introduction
Most existing probabilistic approaches of dynamic power estimation [1] , [2] , [4] , [6] , [7] , [13] assume a zero-delay model and neglect the transient signal transitions, namely, glitches or hazards. In [15] , the method of [7] has been extended to include real delays so as to consider glitch power. Transition density approach [11] included glitch power assuming that no two signals transit simultaneously. Probabilistic simulation (CREST) [9] , [10] and tagged probabilistic simulation (TPS) [3] use probability waveforms to statistically model the signal activity that also includes the glitch activity. A major weakness in these approaches is that although glitches are considered, the glitch filtering effect is seldom considered, which refers to the fact that glitches with pulse width less than the gate inertial delay will be "filtered" out by the gate. Glitch filtering effect can change the node activity dramatically and has significant impact on the power estimation. Recently, a new measure of dual-transition probability was proposed [5] , leading to a more accurate glitch filtering method in the tagged probabilistic simulation (TPS). However, it was also shown that the merit of the new method was not fully realized due to the limitation of the underlying probabilistic simulation techniques.
We observe that for circuits with reconvergent fanouts, strong correlation among signals can lead to errors in the probability waveform of a node. Such errors will be propagated through the glitch filtering stage and to fanout nodes, eventually constraining the overall estimation accuracy. In this paper, we propose the use of supergate partitions [14] and timed Boolean functions (TBF) [8] for handling the spatial correlation at reconvergent fanouts and thereby improve the estimation accuracy. Our technique is applied to the TPS [3] , with the dualtransition glitch filtering model [5] . Experimental results show that the new method further improves the accuracy and the consistency of power estimation over a variety of circuits and delay assignments. The average accuracy for total power estimation (in terms of transition density and with respect to logic simulation) is within 5% for ISCAS'85 benchmark circuits.
Background
Probability waveform [10] represents the transition waveforms of a signal node collectively for a set of input vectors. A probability waveform w is a sequence of signal probabilities and transition probabilities over time. A tagged probability waveform [3] can be viewed as a partitioning of a probability waveform according to the four possible initial and final steady state signal values. In this paper, we adopt the same notations as that in [5] . Tagged probability waveforms defined for a node n are
). Tagged waveform probability is denoted as ( ) xy n P w . Signal probability and transition probability at time t in waveform ) are used to approximate the exact spatial correlations. Dual-transition probability [5] 1, 2 ,
sn sn n xy P t t is defined as the probability of a joint event that node n is in state sn1 at time t 1 and in state sn2 at t 2 on the xy tagged probability waveform, where 1, 2 sn sn {00,01,10,11} and , {0,1 } x y .
Supergate enhancement of TPS

Motivation
According to the results in [5] the effectiveness of dualtransition glitch filtering is strictly bounded by the underlying probabilistic simulation method. It is just because that TPS takes spatial correlation of signals into account, the application of dualtransition glitch filtering to TPS leads to a better estimation accuracy compared to that obtained by the probabilistic simulation. Therefore, in order to improve the estimation accuracy under the same architecture, the enhancements in the underlying probabilistic simulation method are needed.
Application of supergate
It has been shown [14] that to reduce the error caused by the strong correlation at the reconvergent fanouts, circuits can be partitioned in such a way that all inputs to a partition are externally independent. These partitions, known as supergates, provide a convenient way to reduce errors due to spatial correlations in the circuit. Although supergate is not a new concept in power estimation [12] , its application to TPS has never been attempted. More importantly, by incorporating supergate technique into TPS, the effectiveness of dual-transition glitch filtering can be further enhanced. As a result, we are able to obtain better estimation accuracy when compared to both of previous approaches [3] , [5] .
Since a supergate can be very large in an extreme case and the complexity of TPS increases exponentially with the number of inputs of the supergate, we limit the supergate to three levels and at most three inputs are allowed for a supergate partition. After the supergate is built for a node, the TPS waveform at the output is derived from the inputs and the function of the supergate. The approximation method of spatial correlation in TPS is then applied for correlated input case. Figure 1 shows an example. 
Timed Boolean function (TBF)
TBF for a supergate
Since probability waveform describes the transient signal activity of a node and there are multiple propagation delay paths inside a supergate, we could not use conventional Boolean function to describe a supergate. Therefore, we adopt the timed Boolean function (TBF) [8] in our analysis. With TBF, we are able to propagate probability waveform through a supergate accurately and efficiently when inputs are independent and no inertial filtering effect exists.
For the example supergate shown in Figure 1 we assume that every gate has the same delay . The TBF of output c can be expressed in terms of inputs a and b as follows, 
Modification of TPS propagation
For the example supergate in Figure 1 , the up transition condition can be expressed as
where each
. Here , t t represent the time instance before and after the time t. Each product term indicates the transition state on inputs a and b at time 2 t and 3 t , the up transition probability of c at time t is then as follows, . The dual-transition probabilities used in Equation (3) can be obtained as a simple sum of individual dual-transition probabilities with definite states. In case that transition state for one time instant is XX, the dual-transition probability equals the simple transition probability for the other time instant two. If transition state for both time instants is XX, the dual-transition probability equals the tagged waveform probability ( ) Similarly, the down transition condition can be expressed as
and the down transition probability of c at time t is then, 
Modification to dual-transition probability
The original propagation of dual-transition probabilities according to [5] needs to be augmented for the presence of supergates. After the probability waveform is propagated to the output of a supergate, the inertial delay of the ending node is used for the glitch filtering process. For the example shown in Figure  1 
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which is a sum of products form. The corresponding dualtransition probability will then be . Different from the dual-transition probability [5] , the joint probability of transition states for up to four different time instants, e.g., 
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P P P P P P P (9) Note that the above approximation can lead to a large error in some cases. Therefore, we examine a boundary condition to help control the error. This boundary condition states that the joint transition probability cannot be larger than the maximum of the individual dual-transition probabilities, that is, (
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. Also, in our implementation, the Boolean expression is first minimized algebraically leading to a set of disjoint product terms that cannot be further reduced. Therefore, the major product terms are short and not subjected to further approximation. The error introduced by these approximations is generally limited.
Selective application of supergate
In our analysis, the timed Boolean function represents a supergate accurately only when glitch filtering inside the supergate can be neglected. In reality, sometimes this assumption can cause an error, as shown by the example of Figure 2 . This is a supergate with two inputs a and b and output c. Assuming b remains 0 all the time, the TBF for c is then obtained as From the preceding example, it is clear that the application of the supergate analysis should be such that the error caused by the inside filtering is minimized. In our analysis, we make the decision on whether or not a node should be considered as a supergate based on the time instances that it is subject to glitch filtering. For each internal node of a supergate, first we list all the time instants at which transitions could occur t 1 ,..,t n by static analysis of propagation delays inside the circuit. Then for each time instant, the numbers of neighboring time instants subject to glitch filtering N i are summed up. Finally, the average number of time instants requiring glitch filtering is calculated as D is an experimentally determined threshold. The advantage of this approach is that such a static analysis can be done very quickly.
Experimental results
The proposed algorithm has been implemented with TPS [3] and the dual-transition glitch filtering method [5] as a stand-alone software tool using C++. It takes the circuit netlist and estimates the switching activity for each node. The default input signal probabilities are assumed to be 0.5, but can be changed as required. The estimation is compared with the results obtained by event-driven simulation with 40,000 randomly generated vectors (assuming spatial-temporal independence). As in [3] , [5] , the transition probabilities and macroscopic correlations for steady state signals are first generated using a zero-delay logic simulator and then fed into our power estimation software. Previous methods are referred to as TPS [3] and DualTrans [5] (TPS with dual-transition glitch filtering). In all experiments, the threshold T D is set as 0.9.
Estimation Accuracy
Experimental evaluation was done for ISCAS'85 benchmark circuits. Both fanout delay and unit delay assignments were used. For fanout delay assignment, gate delay is set as the number of its fanouts. For unit delay assignment, every gate has the same delay of 1 unit. Note that our method works under any real-delay assignment as well, although only two delay assignment schemes are examined. For each circuit, average node error (E avg ), standard deviation of node errors ( ), and the error for total power (E tot ) are shown in Table 1 . Here, node errors and the total error are percentages with respect to the average node power obtained from logic simulation. As shown in Table 1 , the supergate method is able to reduce the estimation error on most circuit where estimation error has already been quite small. Both total power estimation and node power estimation are improved. The overall average estimation error for total power is under 3%. Only one circuit that leads to a significantly larger error in Table 1 is c432, which is due to the limitation of our adaptive supergate application scheme. Since our decision on selective application of supergate relies on the approximated internal filtering criterion T D D , the application of supergate analysis in c432 is not optimum.
For circuits with unit delay assignment, the results are shown in Table 2 . The power dissipation for circuits with unit delay assignment can differ from that of fanout delay assignment by as much as 40%. Results show that our supergate method is able to further reduce the estimation errors that were already quite small. It also proves that this method works consistently under different delay assignments. For the unit delay assignment, DualTrans has almost the same estimation error as that of TPS. 
Computation cost
As reported in [5] , DualTrans is about 2 to 3 times faster than logic simulation over 40,000 vectors. TPS is about 2 orders of magnitude faster than logic simulation. Although our method has a higher complexity for the propagation of the probability waveform and the dual-transition probability for supergates, the total computation cost does not scale up exponentially due to two factors. First, the size of supergate is not large for a typical circuit. Second, in our implementation, we find the exact time interval requiring the dual-transition probability for each node, which eliminates redundant computation. Our method results in a 2 to 25 times faster evaluation than logic simulation. The computer time is not so constant because we have adaptive application of supergate and the variable time-interval requiring dual-transition probability calculation. The average speed up over all benchmark circuits is 6 to 8 times for both fanout delay and unit delay assignments.
Conclusion
The effectiveness of dual-transition glitch filtering method [5] has been limited by the underlying probabilistic simulation techniques [3] . In this paper, we propose an enhanced dualtransition power estimation incorporating the concept of supergate in the previous techniques [3] , [5] to handle the spatial correlation at reconvergent fanouts. Consequently, the effectiveness of dualtransition glitch filtering can be enhanced. Each supergate is described using timed Boolean function to better represent signal input output relationships at the transient stage. To avoid the possible error due to filtering of glitches internal to supergates, we selectively apply supergate analysis depending on an estimated possibility of the occurrence of such filtering. Experiments show that our method provides improved accuracy over both of previous approaches [3] , [5] . The average estimation accuracy of total power is within 5% with respect to logic simulation for ISCAS'85 benchmark circuits. An optimized implementation of our algorithm also results in a relatively lower computation cost.
From the experimental results, further improvements in the estimation accuracy under the constraint of computation complexity will be challenging. However, tradeoffs between computational cost and accuracy can be provided to a designer through options of various analysis methods.
